전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FXPS7115D4 데이터시트(PDF) 13 Page - NXP Semiconductors

부품명 FXPS7115D4
상세설명  Digital absolute pressure sensor, 40 kPa to 115 kPa
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXPS7115D4 데이터시트(HTML) 13 Page - NXP Semiconductors

Back Button FXPS7115D4 Datasheet HTML 9Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 10Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 11Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 12Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 13Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 14Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 15Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 16Page - NXP Semiconductors FXPS7115D4 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 75 page
background image
NXP Semiconductors
FXPS7115D4
Digital absolute pressure sensor, 40 kPa to 115 kPa
7.4.1 I2C bit transmissions
The state of SDA when SCL is high determines the bit value being transmitted. SDA
must be stable when SCL is high and change when SCL is low as shown in Figure 14.
After the START signal has been transmitted by the host, the bus is considered busy.
Timing for the start condition is specified in Table 105.
aaa-029746
SDA
SDA stable
SDA = `1'
SDA stable
SDA = `0'
SDA
changes
SCL
Figure 14. I2C bit transmissions
7.4.2 I2C start condition
A bus operation is always started with a start condition (START) from the host. A START
is defined as a high to low transition on SDA while SCL is high as shown in Figure 15.
After the START signal has been transmitted by the host, the bus is considered busy.
Timing for the start condition is specified in Table 105.
A start condition (START) and a repeat START condition (rSTART) are identical.
aaa-029747
SDA
SCL
START
Figure 15. I2C start condition
7.4.3 I2C byte transmission
Data transfers are completed in byte increments. The number of bytes that can be
transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge
bit (Section 7.4.4 "I2C acknowledge and not acknowledge transmissions") from the
receiver. Data is transferred with the most significant bit (MSB) first (see Figure 16).
The host generates all clock pulses, including the ninth clock for the acknowledge bit.
Timing for the byte transmissions is specified in Section 7.4.4 "I2C acknowledge and
not acknowledge transmissions". All functions for this device are completed within the
acknowledge clock pulse. Clock stretching is not used.
FXPS7115D4
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2022. All rights reserved.
Product data sheet
Rev. 6 — 6 June 2022
13 / 75



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com