전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

BT817AQ-R 데이터시트(PDF) 13 Page - Bridgetek Pte Ltd.

부품명 BT817AQ-R
상세설명  Automotive Advanced Video Engine
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  BRIDGETEK [Bridgetek Pte Ltd.]
홈페이지  https://brtchip.com/
Logo BRIDGETEK - Bridgetek Pte Ltd.

BT817AQ-R 데이터시트(HTML) 13 Page - Bridgetek Pte Ltd.

Back Button BT817AQ-R Datasheet HTML 9Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 10Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 11Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 12Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 13Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 14Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 15Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 16Page - Bridgetek Pte Ltd. BT817AQ-R Datasheet HTML 17Page - Bridgetek Pte Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 58 page
background image
Copyright © Bridgetek Pte Ltd
13
BT817A Automotive Advanced Video Engine Datasheet
Version 1.0
Document No.: BRT_000251 Clearance No.: BRT#194
Figure 4-3 Quad SPI Interface connection
4.1.2
Serial Data Protocol
The BT817A appears to the host MPU/MCU as a memory-mapped SPI device. The host communicates
with the BT817A using reads and writes to a large (4 megabyte) address space. Within this address space
are dedicated areas for graphics, audio, and touch control. Refer to section 5 for the detailed memory
map. The host reads and writes the BT817A address space using SPI transactions. These transactions are
memory read, memory write, and command write. Serial data is sent by the most significant bit first.
Each transaction starts with CS_N goes low and ends when CS_N goes high. There is no limit on data
length within one transaction, as long as the memory address is continuous.
4.1.3
Host Memory Read
For SPI memory read transactions, the host sends two zero bits, followed by the 22-bit address. This is
followed by a dummy byte. After the dummy byte, the BT817A responds to each host byte with read data
bytes.
Byte n
Table 4-2 Host Memory Read Transaction
7
6
5
4
3
2
1
0
0
0
Address [21:16]
Address [15:8]
Address [7:0]
Dummy byte
Byte 0
GND
GND
SCLK
MISO
IO2
SS#
PD#
INT#
SCK
MISO
IO2
CS_N
PD_N
INT_N
BT817A
1.8-3.3V
VCCIO1
3.3V
VCC
4.7k
MPU/MCU
MOSI
IO3
MOSI
IO3
Read Data
Write
Address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com