| 전자부품 데이터시트 검색엔진 |
|
DRV8317 데이터시트(PDF) 40 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8317 데이터시트(HTML) 40 Page - Texas Instruments |
|
40 / 69 page ![]() 8.6.3 OT_STS Register (Offset = 4h) [Reset = 0000h] OT_STS is shown in Figure 8-30 and described in Table 8-13. Return to the Table 8-9. Figure 8-30. OT_STS Register 15 14 13 12 11 10 9 8 PARITY RESERVED R-0h R-0-0h 7 6 5 4 3 2 1 0 RESERVED RESERVED OTW_FET OTS_FET R-0-0h R-0h R-0h R-0h Table 8-13. OT_STS Register Field Descriptions Bit Field Type Reset Description 15 PARITY R 0h Parity Bit if SPI_PEN is set to '1' otherwise reserved 14-3 RESERVED R-0 0h Reserved 2 RESERVED R 0h Reserved 1 OTW_FET R 0h FET over temperature warning fault status. Auto cleared if retry is enabled in OTF_MODE. Can also be cleared by write to FLT_CLR or reset pulse on nSLEEP. 0h = No FET over temperature warning is detected 1h = FET over temperature warning is detected 0 OTS_FET R 0h FET over temperature shutdown fault status. Auto cleared if retry is enabled in OTF_MODE. Can also be cleared by write to FLT_CLR or reset pulse on nSLEEP. 0h = No FET over temperature shutdown is detected 1h = FET over temperature shutdown is detected DRV8317 SLVSGT3 – DECEMBER 2022 www.ti.com 40 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: DRV8317 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |