| 전자부품 데이터시트 검색엔진 |
|
STLC2500ATR 데이터시트(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC2500ATR 데이터시트(HTML) 32 Page - STMicroelectronics |
|
32 / 37 page ![]() Digital interfaces STLC2500A 32/37 Figure 13. PCM interface timing 7.3 JTAG interface The JTAG interface is compliant with the JTAG IEEE Standard 1149.1. It allows both the boundary scan of the digital pins and the debug of the ARM7TDMI application when connected with the standard ARM7 developments tools. It is also used for the industrial test of the device. Ss Slot start (programmable for every slot) 0 255 cycles DData size 8 16 bit N Number of slots per frame 1 3 1. In master mode, the minimum frequency is 2 MHz Table 21. PCM interface timing Symbol Parameter Min. Typ. Max. Unit tWCH High period of PCM_CLK 200 ns tWCL Low period of PCM_CLK 200 ns tWSH High period of PCM_SYNC 200 ns tSSC Setup time, PCM_SYNC high to PCM_CLK low 100 ns tSDC Setup time, PCM_A/B input valid to PCM_CLK low 100 ns tHCD Hold time, PCM_CLK low to PCM_A/B input valid 100 ns tDCD Delay time, PCM_CLK high to PCM_A/B output valid 150 ns Table 20. PCM interface parameters Symbol Parameter Min. Typ. Max. Unit D02TL557 PCM_CLK tWCL PCM_SYNC PCM_A/B in PCM_B/A out MSB MSB-1 MSB-2 MSB-3 MSB-4 MSB MSB-1 MSB-2 MSB-3 MSB-4 tSSC tWCH tWSH tHCD tSDC tDCD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |