전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PCA9420 데이터시트(PDF) 74 Page - NXP Semiconductors

부품명 PCA9420
상세설명  Power management IC for low-power microcontroller applications
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9420 데이터시트(HTML) 74 Page - NXP Semiconductors

Back Button PCA9420 Datasheet HTML 70Page - NXP Semiconductors PCA9420 Datasheet HTML 71Page - NXP Semiconductors PCA9420 Datasheet HTML 72Page - NXP Semiconductors PCA9420 Datasheet HTML 73Page - NXP Semiconductors PCA9420 Datasheet HTML 74Page - NXP Semiconductors PCA9420 Datasheet HTML 75Page - NXP Semiconductors PCA9420 Datasheet HTML 76Page - NXP Semiconductors PCA9420 Datasheet HTML 77Page - NXP Semiconductors PCA9420 Datasheet HTML 78Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 87 page
background image
NXP Semiconductors
PCA9420
Power management IC for low-power microcontroller applications
13.7 I2C Interface and Logic I/O
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
SERIAL INTERFACE (SCL & SDA)
VPULLUP
Range[1]
Pullup Voltage Range
1.5
3.6
V
FI2C
I2C Clock frequency
On SCL
0
1000
kHz
VIH
High-level Input voltage
1.5
V
VIL
Low-level Input voltage
0.5
V
Vhys
Hysteresis of Schmitt
trigger inputs
0.01
V
VOL
Low-level output voltage
at 3 mA sink current
0
0.4
V
VOL = 0.4 V; Standard and Fast
modes
3
mA
IOL
Low-level output current
VOL = 0.6 V; Fast mode
6
mA
IIL
Low-level input current
Pin voltage: 0.1xVpullup to 0.9x
Vpullup max
-10
10
µA
CI
Capacitance of IO pin
10
pF
tHD,STA
Hold time (repeated)
START condition
Fast mode plus; After this period,
the first clock pulse is generated
0.26
µs
tLOW
LOW period of I2C clock Fast mode plus
0.5
µs
tHIGH
HIGH period of I2C clock Fast mode plus
0.26
µs
tSU,STA
Setup time (repeated)
START condition
Fast mode plus
0.26
µs
tHD,DAT
Data Hold time
Fast mode plus
0
µs
tSU,DAT
Data Setup time
Fast mode plus
50
ns
tr
Rise time of I2C_SCL
and
I2C_SDA signals
Fast mode plus
120
ns
tf
Fall time of I2C_SCL and
I2C_SDA signals
Fast mode plus
120
ns
tSU,STO
Setup time for STOP
condition
Fast mode plus
0.26
µs
tBUF
Bus free time between
STOP and START
condition
Fast mode plus
0.5
µs
tVD,DAT
Data valid time
Fast mode plus
0.45
µs
tVD,ACK
Data valid acknowledge
time
Fast mode plus
0.45
µs
tSP
Pulse width of spikes that
must be suppressed by
input filter
0
50
ns
Table 86. EC table for I2C and Logic
PCA9420
All information provided in this document is subject to legal disclaimers.
© 2022 NXP B.V. All rights reserved.
Product data sheet
Rev. 4.0 — 28 November 2022
74 / 87



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com