KSZ9563RNXC-TR datasheet(83/226 Pages) MICROCHIP

83 / 226 page

 2017-2018 Microchip Technology Inc.

DS00002419D-page 83

KSZ9563R

5.1.4.23

Switch MAC Control 0 Register

Address:

0x0330

Size:

8 bits

Bits

Description

Type

Default

Alternate Back-off Mode

The back-off mode applies to half-duplex only. This bit should be set if the

No Excessive Collision Drop bit in the Switch MAC Control 1 Register is

enabled.

1 = Enable alternate back-off mode

0 = Disable

R/W

6:4

RESERVED

R/W

000b

Frame Length Field Check

This applies only when the EtherType/Length field is <1500.

1 = Discard any packet if the actual packet length does not match the frame

length field.

0 = Do not check the packet length.

R/W

RESERVED

R/W

Flow Control Packet Drop Mode

This bit controls which flow control packets may be forwarded or dropped. To

enable forwarding of all flow control packets, refer to bit 0 of the Switch MAC

Control 4 Register. Enabling of flow control is managed in the PHY Auto-

Negotiation Advertisement Register (for PHY ports) and the XMII Port

Control 0 Register (for MAC ports).

1 = The switch will drop received packets with either EtherType = 0x8808 or

destination address (DA) = 01-80-C2-00-00-01.

0 = The switch will drop received packets with both EtherType = 0x8808 and

DA = 01-80-C2-00-00-01.

R/W

Aggressive Back-off Enable

For use with half-duplex back pressure. This is not an IEEE standard.

1 = Enable aggressive back-off algorithm in half-duplex mode to enhance

performance.

0 = Disable

R/W

KSZ9563RNXC-TR 데이터시트(PDF) 83 Page - Microchip Technology

KSZ9563RNXC-TR 데이터시트(HTML) 83 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL