| 전자부품 데이터시트 검색엔진 |
|
MP8798AS 데이터시트(PDF) 5 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
MP8798AS 데이터시트(HTML) 5 Page - Exar Corporation |
|
5 / 20 page ![]() MP8798 5 Rev. 3.00 ELECTRICAL CHARACTERISTICS TABLE (CONT’D) 25 °C Specifications are subject to change without notice Parameter Symbol Min Typ Max Units Test Conditions/Comments DIGITAL OUTPUTS COUT=15 pF Logical “1” Voltage VOH DVDD-0.5 V ILOAD = 2 mA Logical “0” Voltage VOL 0.4 V ILOAD = 4 mA Tristate Leakage IOZ 0 5 µAVOUT = 0 to DVDD Data Hold Time ( See NO TAG)1 tHLD 30 35 ns Data Valid Delay1 tDL 35 45 ns Write Pulse Width1 tWR 40 ns Multiplexer Address Setup Time1 tAS 80 ns Multiplexer Address Hold Time1 tAH 0ns Delay from WR to Multiplexer1 Enable tMUXEN1 80 ns Power Down Time1 tPD 300 ns Power Up Time1 tPU 200 ns POWER SUPPLIES8 Power Down (IDD)IPD-DD 0.6 1.2 mA Operating Voltage (AVDD, DVDD)VDD 4 5 6.5 V Current (AVDD + DVDD)IDD 610 mA VIN = 2 V NOTES: 1 Guaranteed. Not tested. 2 Tester measures code transition voltages by dithering the voltage of the analog input (VIN). The difference between the measured code width and the ideal value (VREF/1024) is the DNL error (see NO TAG). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage ( See Figure 7.). 3 See VIN input equivalent circuit (see Figure 9.). 4 Clock specification to meet aperture specification (tAP). Actual rise/fall time can be less stringent with no loss of accuracy. 5 Specified values guarantee functional device. Refer to other parameters for accuracy. 6 System can clock MP8798 with any duty cycle as long as all timing conditions are met. 7 Input range where input is converted correctly into binary code. Input voltage outside specified range converts to zero or full scale output. 8 DVDD and AVDD are connected through the silicon substrate. Connect together at the package. ABSOLUTE MAXIMUM RATINGS (TA = +25 °C unless otherwise noted)1, 2 VDD (to GND) +7 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VREF(+) & VREF(–) GND –0.5 to VDD +0.5 V . . . . . . . . . . . . . . VIN GND –0.5 to VDD +0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . All Inputs GND –0.5 to VDD +0.5 V . . . . . . . . . . . . . . . . . . . . . All Outputs GND –0.5 to VDD +0.5 V . . . . . . . . . . . . . . . . . . . Storage Temperature –65 to +150 °C . . . . . . . . . . . . . . . . . . . Lead Temperature (Soldering 10 seconds) +300 °C . . . . . . . Package Power Dissipation Rating to 75 °C SOIC, PDIP 1000mW . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derates above 75 °C 14mW/ °C . . . . . . . . . . . . . . . . . . . . . NOTES: 1 Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. 2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 µs. 3 VDD refers to AVDD and DVDD. GND refers to AGND and DGND. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |