UPSD3422_V01 datasheet(121/300 Pages) STMICROELECTRONICS

121 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422, UPSD3433, UPSD3434, UPSD3454

IrDA interface

121/300

22.2

Pulse width selection

The IrDA interface has two ways to modulate the standard UART1 serial stream:

An IrDA data pulse will have a constant pulse width for any bit time, regardless of the

selected baud rate.

An IrDA data pulse will have a pulse width that is proportional to the the bit time of the

selected baud rate. In this case, an IrDA data pulse width is 3/16 of its bit time, as

shown in Figure 39 on page 119.

The PULSE bit in the SFR named IRDACON determines which method above will be used.

According to the IrDA physical layer specification, for all baud rates at 115.2k bps and below,

the minimum data pulse width is 1.41µs. For a baud rate of 115.2k bps, the maximum pulse

width 2.23µs. If a constant pulse width is to be used for all baud rates (PULSE bit = 0), the

ideal general pulse width is 1.63µs, derived from the bit time of the fastest baud rate (8.68µs

bit time for 115.2k bps rate), multiplied by the proportion, 3/16.

To produce this fixed data pulse width when the PULSE bit = 0, a prescaler is needed to

generate an internal reference clock, SIRClk, shown in Figure 38 on page 119. SIRClk is

derived by dividing the oscillator clock frequency, fOSC, using the five bits CDIV[4:0] in the

SFR named IRDACON. A divisor must be chosen to produce a frequency for SIRClk that

lies between 1.34 MHz and 2.13 MHz, but it is best to choose a divisor value that produces

SIRClk frequency as close to 1.83MHz as possible, because SIRClk at 1.83MHz will

produce an fixed IrDA data pulse width of 1.63µs. Table 74 provides recommended values

for CDIV[4:0] based on several different values of fOSC.

For reference, SIRClk of 2.13MHz will generate a fixed IrDA data pulse width of 1.41 µs, and

SIRClk of 1.34MHz will generate a fixed data pulse width of 2.23 µs.

Table 73.

Baud rate of UART#1 for IrDA interface

BR3

BR2

BR1

BR0

Baud rate (kbps)

115.2

57.5

38.4

19.2

14.4

12.8

9.6

7.2

4.8

3.6

2.4

1.8

1.2

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 데이터시트(PDF) 121 Page - STMicroelectronics

UPSD3422 데이터시트(HTML) 121 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL