UPSD3422_V01 datasheet(124/300 Pages) STMICROELECTRONICS

124 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

I2C interface

UPSD3422, UPSD3433, UPSD3434, UPSD3454

124/300

23.2

Communication flow

I2C data flow control is based on the fact that all I2C compatible devices will drive the bus

lines with open-drain (or open-collector) line drivers pulled up with external resistors,

creating a wired-AND situation. This means that either bus line (SDA or SCL) will be at a

logic '1' level only when no I2C device is actively driving the line to logic '0.' The logic for

handshaking, arbitration, synchronization, and collision detection is implemented by each

I2C device having:

The ability to hold a line low against the will of the other devices who are trying to

assert the line high.

The ability of a device to detect that another device is driving the line low against its will.

Assert high means the driver releases the line and external pull-ups passively raise the

signal to logic '1.' Holding low means the open-drain driver is actively pulling the signal to

ground for a logic '0.'

For example, if a Slave device cannot transmit or receive a byte because it is distracted by

and interrupt or it has to wait for some process to complete, it can hold the SCL clock line

low. Even though the Master device is generating the SCL clock, the Master will sense that

the Slave is holding the SCL line low against the will of the Master, indicating that the Master

must wait until the Slave releases SCL before proceeding with the transfer.

Another example is when two Master devices try to put information on the bus

simultaneously, the first one to release the SDA data line looses arbitration while the winner

continues to hold SDA low.

Two types of data transfers are possible with I2C depending on the R/W bit, see Figure 41

on page 125.

Data transfer from master transmitter to slave receiver (R/W = 0). In this case, the

Master generates a Start condition on the bus and it generates a clock signal on the

SCL line. Then the Master transmits the first byte on the SDA line containing the 7-bit

Slave address plus the R/W bit. The Slave who owns that address will respond with an

acknowledge bit on SDA, and all other Slave devices will not respond. Next, the Master

will transmit a data byte (or bytes) that the addressed Slave must receive. The Slave

will return an acknowledge bit after each data byte it successfully receives. After the

final byte is transmitted by the Master, the Master will generate a Stop condition on the

bus, or it will generate a Re-Start conditon and begin the next transfer. There is no limit

to the number of bytes that can be transmitted during a transfer session.

Data transfer from slave transmitter to master receiver (R/W = 1). In this case, the

Master generates a Start condition on the bus and it generates a clock signal on the

SCL line. Then the Master transmits the first byte on the SDA line containing the 7-bit

Slave address plus the R/W bit. The Slave who owns that address will respond with an

acknowledge bit on SDA, and all other Slave devices will not respond. Next, the

addressed Slave will transmit a data byte (or bytes) to the Master. The Master will

return an acknowledge bit after each data byte it successfully receives, unless it is the

last byte the Master desires. If so, the Master will not acknowledge the last byte and

from this, the Slave knows to stop transmitting data bytes to the Master. The Master will

then generate a Stop condition on the bus, or it will generate a Re-Start conditon and

begin the next transfer. There is no limit to the number of bytes that can be transmitted

during a transfer session.

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 데이터시트(PDF) 124 Page - STMicroelectronics

UPSD3422 데이터시트(HTML) 124 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL