5.2.1

Random address read

A dummy write is first performed to load the address into this address counter (as shown in Figure 8) but without

sending a stop condition. Then, the bus master sends another start condition, and repeats the device select code,

with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus

master must not acknowledge the byte, and terminates the transfer with a stop condition.

5.2.2

Current address read

For the current address read operation, following a start condition, the bus master only sends a device select

code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal

address counter. The counter is then incremented. The bus master terminates the transfer with a stop condition,

as shown in Figure 8, without acknowledging the byte.

5.2.3

Sequential read

This operation can be used after a current address read or a random address read. The bus master does

acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the

next byte in sequence. To terminate the stream of bytes, the bus master must not acknowledge the last byte, and

must generate a Stop condition, as shown in Figure 8.

The output data comes from consecutive addresses, with the internal address counter automatically incremented

after each byte output. After the last memory address, the address counter “rolls-over”, and the device continues

to output data from memory address 00h.

Note:

For device delivered in DFN5 package, after the last memory address (7Fh for a 1Kbit and FFh for a 2Kbit), the

address counter doesn't roll-over to the memory address 00h. The next addresses and data bytes outputted are

therefore undefined and not guarantee.

The address counter contains meaningful address value only after a Random Address Read (with address value

between 00h and 7Eh for 1Kb and FEh for 2 Kb) has been performed.

M24C01/02-W M24C01/02-R M24C02-F

Read operations

DS9398 - Rev 7

page 15/41