전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADC34RF52 데이터시트(PDF) 73 Page - Texas Instruments

부품명 ADC34RF52
상세설명  ADC34RF52 Quad Channel 14-bit 1.5-GSPS RF Sampling Data Converter
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

ADC34RF52 데이터시트(HTML) 73 Page - Texas Instruments

Back Button ADC34RF52 Datasheet HTML 69Page - Texas Instruments ADC34RF52 Datasheet HTML 70Page - Texas Instruments ADC34RF52 Datasheet HTML 71Page - Texas Instruments ADC34RF52 Datasheet HTML 72Page - Texas Instruments ADC34RF52 Datasheet HTML 73Page - Texas Instruments ADC34RF52 Datasheet HTML 74Page - Texas Instruments ADC34RF52 Datasheet HTML 75Page - Texas Instruments ADC34RF52 Datasheet HTML 76Page - Texas Instruments ADC34RF52 Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 105 page
background image
Figure 7-73. Register 0x5D (JESD page)
7
6
5
4
3
2
1
0
K in ILA
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-76. Register 0x5D Field Descriptions
Bit
Field
Type
Reset
Description
7-0
K in ILA
R/W
0
These bits set K in the ILA sequence. Register value is actual K
value -1 (0x0F = K(15))
Figure 7-74. Register 0x7A (JESD page)
7
6
5
4
3
2
1
0
JESD LANE POL INV
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-77. Register 0x7A Field Descriptions
Bit
Field
Type
Reset
Description
7-0
JESD LANE POL INV
R/W
00000000
This register inverts the polarity of the individual SERDES output
lanes. Register bit D0 corresponds to SERDES lane DOUT0, D1
to DOUT1 etc
0: Output polarity as is
1: Output polarity inverted
Figure 7-75. Register 0x80/81/82/83 (JESD page)
ADDR
7
6
5
4
3
2
1
0
0x80
0
LANE DOUT1 SEL
0
LANE DOUT0 SEL
0x81
0
LANE DOUT3 SEL
0
LANE DOUT2 SEL
0x82
0
LANE DOUT5 SEL
0
LANE DOUT4 SEL
0x83
0
LANE DOUT7 SEL
0
LANE DOUT6 SEL
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-78. Register 0x80/81/82/83 Field Descriptions
Bit
Field
Type
Reset
Description
7,3
0
R/W
0
Must write 0
6-4
LANE DOUT1/3/5/7 SEL
R/W
000
These register bits control the output mux. Any physical serdes
output lane (DOUTx) can be connected to any JESD digital
stream. By default lane DOUT0 is connected to JESD stream 0,
lane DOUT1 to JESD stream 1 etc.
0: JESD stream 0
1: JESD stream 1
...
7: JESD stream 7
2-0
LANE DOUT0/2/4/6 SEL
R/W
000
Figure 7-76. Register 0x84 (JESD page)
7
6
5
4
3
2
1
0
0
0
0
0
0
0
JESD PLL FACTOR
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-79. Register 0x84 Field Descriptions
Bit
Field
Type
Reset
Description
7-2
0
R/W
0
Must write 0
1-0
JESD PLL FACTOR
R/W
00
This register bit must be set for 12-bit output LMFS = 8-4-8-10
only.
0: all other JESD LMFS modes
1: Set for LMFS = 8-4-8-10
www.ti.com
ADC34RF52
SBASAI7 – MARCH 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
73
Product Folder Links: ADC34RF52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com