전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

68HC705JB2 데이터시트(PDF) 48 Page - NXP Semiconductors

부품명 68HC705JB2
상세설명  Industry standard M68HC05 CPU core
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

68HC705JB2 데이터시트(HTML) 48 Page - NXP Semiconductors

Back Button 68HC705JB2 Datasheet HTML 44Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 45Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 46Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 47Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 48Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 49Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 50Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 51Page - NXP Semiconductors 68HC705JB2 Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 128 page
background image
GENERAL RELEASE SPECIFICATION
August 28, 1998
INPUT/OUTPUT PORTS
MC68HC705JB2
7-2
REV 1.1
7.1
PORT A
Port A is an 8-bit bidirectional port which shares four of its pins with the IRQ
interrupt system as shown in Figure 7-1. Each Port A pin is controlled by the
corresponding bits in a data direction register, a data register, and a pulldown
register. The Port A Data Register is located at address $0000. The Port A Data
Direction Register (DDRA) is located at address $0004. The Port A Pulldown
Register (PDURA) is located at address $0010. Reset clears the DDRA and the
PDURA. The Port A Data Register is unaffected by reset.
Figure 7-1. Port A I/O Circuitry
7.1.1 Port A Data Register
Each Port A I/O pin has a corresponding bit in the Port A Data Register. When a
Port A pin is programmed as an output the state of the corresponding data
register bit determines the state of the output pin. When a Port A pin is
programmed as an input, any read of the Port A Data Register will return the logic
state of the corresponding I/O pin. The Port A data register is unaffected by reset.
7.1.2 Port A Data Direction Register
Each Port A I/O pin may be programmed as an input by clearing the
corresponding bit in the DDRA, or programmed as an output by setting the
corresponding bit in the DDRA. The DDRA can be accessed at address $0004.
The DDRA is cleared by reset.
Write $0010
100
µA
Pulldown
Read $0000
Write $0000
Read $0004
Data
Register Bit
PA0-PA3 only: to IRQ
interrupt system
8 mA Sink
Capability
(Bits 4-7 Only)
Output
Mask Option
(Software Pulldown Inhibit)
Internal HC05
Data Bus
Reset
(RST)
Write $0004
Data Direction
Register Bit
Pulldown
Register Bit
Note: each I/O port pin can have pulldown device
I/O Pin
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com