HC705JB2GRSSLASHH datasheet(123/128 Pages) NXP

123 / 128 page

August 28, 1998

GENERAL RELEASE SPECIFICATION

ELECTRICAL SPECIFICATIONS

REV 1.1

13-5

13.6

CONTROL TIMING

1. The minimum period tILIL or tIHIH should not be less than the number of cycles it takes to execute the interrupt service routine plus

19 tCYC.

2. Effects of processing, temperature, and supply voltage (excluding tolerances of external R and C)

3. tslow is a parameter dependent on fOSC and loading. Typical value of tslow is TENTATIVELY set at 170 ns with minimal value of

130ns and maximal value of 185ns under the SIMULATION conditions that fOSC is 6.0 MHz and slow output transition feature is

enabled. Capacitive loadings of 50pF on PB1-PB2, are assumed. Actual transition time will be specified to replace the TBDs when

enough characterization has been done on various wafers from different lots. The values listed here represent data off simulation

runs under the specified conditions. Under no circumstances should they be treated as the final specification.

13.7

EPROM PROGRAMMING SPECIFICATIONS

Table 13-6. Control Timing

(VDD = 4.2V to 5.5V, VSS = 0 Vdc, TA = 0°C to +70°C, unless otherwise noted)

Characteristic

Symbol

Min

Max

Units

Frequency of Operation

Crystal Oscillator Option

External Clock Source

fOSC

—

MHz

Internal Operating Frequency

Crystal Oscillator (fOSC ÷ 2)

External Clock (fOSC ÷ 2)

fOP

—

MHz

Cycle Time (1/fOP)tCYC

330

—

RESET Pulse Width Low

tRL

1.5

—

tCYC

IRQ Interrupt Pulse Width Low (Edge-Triggered)

tILIH

0.5

—

tCYC

IRQ Interrupt Pulse Period

tILIL

note 1

—

tCYC

PA0 to PA3, Interrupt Pulse Width High

(Edge-Triggered)

tIHIL

0.5

—

tCYC

PA0 to PA3, Interrupt Pulse Period

tIHIH

note 1

—

tCYC

OSC1 Pulse Width

tOH, tOL

——

Output High to Low Transition Period on PB1 (note 3)

tSLOW

——

Table 13-7. EPROM Programming Electrical Characteristics

(VDD = 4.2V to 5.5V, VSS = 0 Vdc, TA = 0°C to +70°C, unless otherwise noted)

Characteristic

Symbol

Min

Typ

Max

Unit

Programming Voltage

IRQ/VPP

VPP

Programming Current

IRQ/VPP

IPP

—3—

Programming Time

per byte

tEPGM

—

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H 데이터시트(PDF) 123 Page - NXP Semiconductors

HC705JB2GRS/H 데이터시트(HTML) 123 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL