전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

C5NPARCH-RM/D 데이터시트(PDF) 23 Page - NXP Semiconductors

부품명 C5NPARCH-RM/D
상세설명  C-5e NETWORK PROCESSOR SILICON REVISION A1
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

C5NPARCH-RM/D 데이터시트(HTML) 23 Page - NXP Semiconductors

Back Button C5NPARCH-RM/D Datasheet HTML 19Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 20Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 21Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 22Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 23Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 24Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 25Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 26Page - NXP Semiconductors C5NPARCH-RM/D Datasheet HTML 27Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 114 page
background image
Executive Processor
23
03
Executive Processor
The Executive Processor (XP) serves as a centralized computing resource for the C-5e NP
and manages the system interfaces.
The XP performs conventional supervisory tasks in the C-5e NP, including:
• Reset and initialization of the C-5e NP
• Program loading and control of CPs
• Centralized exception handling
• Management of a host interface through the PCI
• Management of system interfaces (PCI, Serial Bus, PROM)
System Interfaces
The system interfaces to the XP are:
• PCI — Provides an industry standard 32bit 33/66MHz PCI channel used for chip-level
shared resources. The PCI has both initiator and target capabilities. The PCI interface is
typically connected to a host processor.
• Serial Bus Interface — Provides a general purpose bi-directional, two-wire serial bus
and I/O port that allows the C-5e NP to control external logic with either of two
standard protocols:
– The MDIO (high-speed) protocol: uses a 16bit data format with 10bits of
addressing and supports transfers up to 25MHz.
– The low-speed protocol: uses an 8bit data format followed by an acknowledge bit
and supports transfers up to 400kbps.
Software is used to select which protocol to use, by setting the appropriate bits in the
Serial Bus Configuration Register. When a serial bus transfer is active, an external pin is
driven by the C-5e NP to indicate which protocol is being used (SPLD=0 indicates
MDIO protocol; SPLD=1 indicates low-speed protocol).
Both SIDA and SICL are bi-directional lines that are connected, via an external pull-up
resistor, to a positive supply voltage. When the bus is free, both lines are HIGH because
of the pull-up resistor. The output stages of the devices connected to the bus must
have either an open-drain or open-collector in order to perform the wired-AND
function required for its arbitration mechanism.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com