 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
C5NPARCH-RM/D 데이터시트(PDF) 76 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5NPARCH-RM/D 데이터시트(HTML) 76 Page - NXP Semiconductors |
|
|
76 / 114 page  76 CHAPTER 3: ELECTRICAL SPECIFICATIONS C Power Sequencing It is intended that the VDD33/VDDT/VDDF and VDD rails are sequenced to their final value together for most applications. VDD33, VDDT and VDDF must be above VDD at all times. VDD must be brought to its final value within 100ms of sequencing on VDD33, VDDT and VDDF. It is also required that SCLK, SCLKX, TCLKI, PCLK, MDCLK, FTXCLK, and FRXCLK be running or begin running during power sequencing to propagate reset inside the C-5e NP. Figure 9 indicates the relationship between the clocks and PRSTX. There is no requirement that the asserting and deasserting edges of PRSTX be synchronous to the clocks. Reset must be asserted within 100 µs of power initiation. Typically, reset is held low during power initiation. Figure 9 Bringup Clock Timing Diagram TCLKI, PCLK, SCLK, SCLKX, MDCLK, FTXCLK, FRXCLK PRSTX ³1ms ³100 µs ( ( ) ) ≤100 µs VDD, VDD33, VDDT, VDDF Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
