| 전자부품 데이터시트 검색엔진 |
|
M5CAARCH-RM/D 데이터시트(PDF) 55 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
M5CAARCH-RM/D 데이터시트(HTML) 55 Page - NXP Semiconductors |
|
55 / 114 page ![]() Pin Descriptions Grouped by Function 55 03 QMU SRAM (Internal Mode) Interface Signals The QMU signals are described in Table 27. Table 27 QMU SRAM (Internal Mode) Interface Signals SIGNAL NAME PIN # TOTAL TYPE I/O SIGNAL DESCRIPTION QA0 - QA16 C8, B8, A8, F9, E9, D9, C9, B9, A9, F10, D10, C10, A10, G11, F11, E11, D11 17 LVTTL O Address [16:0] QD0 - QD31 G1, F1, E1, D1, C1, B1, G2, F2, D2, C2, A2, G3, E3, D3, B3, A3, G4, F4, E4, D4, C4, B4, A4, G5, F5, E5, D5, C5, B5, A5, F6, D6 32 LVTTL I PD/O Data QDQPAR C11 1 LVTTL I PD nc QARDY E8 1 LVTTL I PD nc QNQRDY D8 1 LVTTL I PD nc QWEX C6 1 LVTTL O Write Enable QBCLKO A6 1 LVTTL O nc QBCLKI E7 1 LVTTL I PD nc QACLKO D7 1 LVTTL O nc QACLKI B7 1 LVTTL I PD Input Clock QDPL A7 1 LVTTL I PD/O Data Parity Low QDPH F8 1 LVTTL I PD/O Data Parity High TOTAL PINS 59 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |