| 전자부품 데이터시트 검색엔진 |
|
STM32U545NET3QTR 데이터시트(PDF) 62 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U545NET3QTR 데이터시트(HTML) 62 Page - STMicroelectronics |
|
62 / 283 page ![]() Functional overview STM32U545xx 62/283 DS14216 Rev 1 3.27 Voltage reference buffer (VREFBUF) The devices embed a voltage reference buffer that can be used as voltage reference for ADCs, DACs and also as voltage reference for external components through the VREF+ pin. Figure 6. VREFBUF block diagram The internal voltage reference buffer supports four voltages: 1.5 V, 1.8 V, 2.048 V and 2.5 V. An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off. The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available. 3.28 Comparator (COMP) The devices embed one rail-to-rail comparator with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity. The reference voltage can be one of the following: • External I/O • DAC output channels • Internal reference voltage or submultiple (1/4, 1/2, 3/4) The comparator can wake up from Stop 0, Stop 1 and Stop 2 modes, generate interrupts and breaks for the timers. MSv64430V2 + - VREFINT VREF+ VSSA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |