전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

VIPERGAN100TR 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 VIPERGAN100TR
상세설명  Advanced quasi-resonant offline high voltage converter with E-mode GaN HEMT
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VIPERGAN100TR 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button VIPERGAN100TR Datasheet HTML 8Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 9Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 10Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 11Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 12Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 13Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 14Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 15Page - STMicroelectronics VIPERGAN100TR Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 35 page
background image
Figure 11. High voltage start-up generator: internal schematic and pin configuration
Driver
G
S
D
LS
GaN
Sense-EN
Lin Reg
DRAIN
HV
DRV
HVclamp
VDD
SW1
SW2
IOVP
BR
RHV
RiOVP
RBR
SW3
VBUS
Transformer’s
Primary
Inductance
SGND
Cvcc
Cdrv
ICHarge
UVLO
Logic
CHV
CBR
GND
Once VDD reaches the VDD-ONREG threshold, the linear regulator that feeds the DRV pin is turned on and DRV
voltage is charged.
Once VDD reaches the start-up threshold VDD-ON:
1.
The control logic disables the internal current generator;
2.
The switch SW1 is open and the HV pin is clamped to 27 V through HVclamp;
3.
The switch SW2 is closed to pull the GaN gate to zero;
4.
The switch SW3 is closed, internally connecting the pins HV and iOVP;
5.
Finally, the LS MOSFET is turned on and its drain-to-source resistance RDS(ON)LS is used as sense resistor.
The switching activity can commence only if VDRV is higher than the VDRV-OK threshold.
The DRV pin voltage is not upper limited, but the driver does not transfer gate signal if VDRV is accidentally set to
a voltage higher than 7 V typ.
The DRV linear regulator could experience voltage drops due to insufficient VDD or excess of loading. To avoid
incorrect GaN driving, the switching activity is interrupted if VDRV drops below (VDRV-OK – Hysteresis).
In case of VDD reduction below VDD-off, the switching activity is immediately interrupted and the GaN is converted
to operate as high voltage startup.
The UVLO threshold is used to completely reset the internal logic when crossed downwards.
While the current generator is off, the residual consumption is few mWs depending on the value of the resistor
RHV; values in the range 10 to 30 MΩ help to minimize the residual losses, even if lower values may be required if
the IC must operate at extremely low input voltage.
At power-down, the converter activity stops as the input voltage falls below VSTART and VDD below VDD-OFF.
VIPERGAN100
High voltage start-up generator and supply structures
DS14000 - Rev 1
page 12/35



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com