| 전자부품 데이터시트 검색엔진 |
|
S12MSCANV2/D 데이터시트(PDF) 29 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
S12MSCANV2/D 데이터시트(HTML) 29 Page - NXP Semiconductors |
|
29 / 98 page ![]() MC9S12KG128 SoC Guide — V01.01 Table 2-2 Power and Ground NOTE: All VSS pins must be connected together in the application. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on MCU pin load. 2.3 Detailed Signal Descriptions 2.3.1 EXTAL, XTAL — Oscillator Pins EXTAL and XTAL are the crystal driver and external clock pins. On reset all the device clocks are derived from the EXTAL input frequency. XTAL is the crystal output. 2.3.2 RESET — External Reset Pin An active low bidirectional control signal, it acts as an input to initialize the MCU to a known start-up state, and an output when an internal MCU function causes a reset. 2.3.3 TEST — Test Pin This input only pin is reserved for test. NOTE: The TEST pin must be tied to VSS in all applications. Mnemonic Nominal Voltage Description VDD1 VDD2 2.5 V Internal power and ground generated by internal regulator. These also allow an external source to supply the core VDD/VSS voltages and bypass the internal voltage regulator. VSS1 VSS2 0V VDDR 3.3/5.0 V External power and ground, supply to pin drivers and internal voltage regulator. VSSR 0 V VDDX 3.3/5.0 V External power and ground, supply to pin drivers. VSSX 0 V VDDA 3.3/5.0 V Operating voltage and ground for the analog-to-digital converter and the reference for the internal voltage regulator, allows the supply voltage to the A/D to be bypassed independently. VSSA 0 V VRH 3.3/5.0 V Reference voltage high for the ATD converter. VRL 0 V Reference voltage low for the ATD converter. VDDPLL 2.5 V Provides operating voltage and ground for the Phased-Locked Loop. This allows the supply voltage to the PLL to be bypassed independently. Internal power and ground generated by internal regulator. VSSPLL 0 V Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |