 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ZAMC4100 데이터시트(PDF) 82 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ZAMC4100 데이터시트(HTML) 82 Page - Renesas Technology Corp |
|
|
82 / 156 page  ZAMC4100 Datasheet © 2016 Integrated Device Technology, Inc. 82 January 26, 2016 Table 3.34 ADCCTRL Register Bits Mapping Name ADCCTRL Bit No 7 6 5 4 3 2 1 0 Bit name Reset U 0 0 0 0 0 0 0 Access U R/W R/W R/W R/W R/W R/W R/W Address 0x12 R/W = Read/Write bit; U = Unimplemented, read as ‘0.’ Note: When the ADC conversion is running, bits INPSEL[4:0] are accessed as read-only. Table 3.35 ADCCTRL Register Bits Description Bit Description 7 Unimplemented bit. Read as 0. 6 CCNV: Continuous Conversion Mode. 1 = ADC performs Continuous Conversion Mode. 0 = ADC idle. 5 SCNV: Single Conversion Mode. 1 = ADC performs Single Conversion Mode. Cleared automatically at completion of ADC conversion. 0 = ADC idle. 4:0 INPSEL: Input MUX Select Channels. See Table 3.36. Note: When CCNV and SCNV are both set, the ADC performs in the Continuous Conversion Mode. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
