 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ZAMC4100 데이터시트(PDF) 27 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ZAMC4100 데이터시트(HTML) 27 Page - Renesas Technology Corp |
|
|
27 / 156 page  ZAMC4100 Datasheet © 2016 Integrated Device Technology, Inc. 27 January 26, 2016 2 System Blocks Description 2.1. Power Supply As illustrated in Figure 2.1, the internal supply voltages of the system are generated by four linear regulators and one buffer: • REG5V0 Primary analog supply voltage: 5.0V typical. REG5V0 is not switched-off in SLEEP Mode. • REG2V5 Secondary analog supply voltage: 2.5V typical. REG2V5 is switched-off in SLEEP Mode. • REG3V3 MCU periphery (GPIO, FLASH) digital supply voltage: 3.3V typical. REG3V3 is switched off in SLEEP Mode. • REG1V8 SBC digital supply voltage: 1.8V typical. This voltage is used as a reference for the MCU core supply. REG1V8 is not switched off in SLEEP Mode. • BUF1V8 Power supply for the MCU core referenced to the SBC digital supply voltage. BUF1V8 is switched off in SLEEP Mode. Figure 2.1 ZAMC4100 Supply Structure REG3V3 REG2V5 REG1V8 REG5V0 VDDE VSS VSSA VSSD VSSD CAP_5V0 CAP_3V3 CAP_1V8 BUF1V8 CAP_MCU VSSD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
