LM5069 datasheet(11/22 Pages) NSC

11 / 22 page

Power Up Sequence (Continued)

Gate Control

A charge pump provides internal bias voltage above the

output voltage (OUT pin) to enhance the N-Channel MOS-

FET’s gate. The gate-to-source voltage is limited by an

internal 12V zener diode. During normal operating conditions

(t3 in Figure 3) the gate of Q1 is held charged by an internal

16 µA current source to approximately 12V above OUT. If the

maximum V

GS rating of Q1 is less than 12V, a lower voltage

external zener diode must be added between the GATE and

OUT pins. The external zener diode must have a forward

current rating of at least 250 mA.

When the system voltage is initially applied, the GATE pin is

held low by a 230 mA pull-down current. This helps prevent

an inadvertent turn-on of the MOSFET through its drain-gate

capacitance as the applied system voltage increases.

During the insertion time (t1 in Figure 3) the GATE pin is held

low bya2mA pull-down current. This maintains Q1 in the

off-state until the end of t1, regardless of the voltage at VIN

or UVLO.

Following the insertion time, during t2 in Figure 3, the gate

voltage of Q1 is modulated to keep the current or power

dissipation level from exceeding the programmed levels.

While in the current or power limiting mode the TIMER pin

capacitor is charging. If the current and power limiting cease

before the TIMER pin reaches 4V the TIMER pin capacitor

then discharges, and the circuit enters normal operation.

If the in-rush limiting condition persists such that the TIMER

pin reached 4V during t2, the GATE pin is then pulled low by

the 2 mA pull-down current. The GATE pin is then held low

until either a power up sequence is initiated (LM5069-1), or

until the end of the restart sequence (LM5069-2). See the

Fault Timer & Restart section.

If the system input voltage falls below the UVLO threshold,

or rises above the OVLO threshold, the GATE pin is pulled

low by the 2 mA pull-down current to switch off Q1.

20197213

FIGURE 3. Power Up Sequence (Current Limit only)

LM5069 데이터시트(PDF) 11 Page - National Semiconductor (TI)