| 전자부품 데이터시트 검색엔진 |
|
S71GS256 데이터시트(PDF) 92 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S71GS256 데이터시트(HTML) 92 Page - SPANSION |
|
92 / 195 page ![]() 92 S29GLxxxN MirrorBitTM Flash Family S29GLxxxN_MCP_A1 December 15, 2004 Advan ce In form ati o n AC Characteristics Read-Only Operations–S29GL128N, S29GL256N, S29GL512N Notes: 1. Not 100% tested. 2. CE#, OE# = VIL 3. OE# = VIL 4. See Figure 9 and Table 14 for test specifications. 5. Unless otherwise indicated, AC specifications for 90 ns, 100 ns, and 110 ns speed options are tested with VIO = VCC = 3 V. AC specifications for 110 ns speed options are tested with VIO = 1.8 V and VCC = 3.0 V. Parameter Description Test Setup Speed Options JEDEC Std. 90 100 110 110 Unit tAVAV tRC Read Cycle Time VIO = VCC = 3 V Min 90 100 110 ns VIO = 1.8 V, VCC = 3 V 110 tAVQV tACC Address to Output Delay (Note 2) VIO = VCC = 3 V Max 90 100 110 ns VIO = 1.8 V, VCC = 3 V 110 tELQV tCE Chip Enable to Output Delay (Note 3) VIO = VCC = 3 V Max 90 100 110 ns VIO = 1.8 V, VCC = 3 V 110 tPACC Page Access Time Max 25 25 25 30 ns tGLQV tOE Output Enable to Output Delay Max 25 25 35 35 ns tEHQZ tDF Chip Enable to Output High Z (Note 1) Max 20 ns tGHQZ tDF Output Enable to Output High Z (Note 1) Max 20 ns tAXQX tOH Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First Min 0 ns tOEH Output Enable Hold Time (Note 1) Read Min 0 ns Toggle and Data# Polling Min 10 ns tCEH Chip Enable Hold Time Read Min 35 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |