전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9923ABBCZ 데이터시트(PDF) 3 Page - Analog Devices

부품명 AD9923ABBCZ
상세설명  CCD Signal Processor with V-Driver and Precision Timing??Generator
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9923ABBCZ 데이터시트(HTML) 3 Page - Analog Devices

  AD9923ABBCZ Datasheet HTML 1Page - Analog Devices AD9923ABBCZ Datasheet HTML 2Page - Analog Devices AD9923ABBCZ Datasheet HTML 3Page - Analog Devices AD9923ABBCZ Datasheet HTML 4Page - Analog Devices AD9923ABBCZ Datasheet HTML 5Page - Analog Devices AD9923ABBCZ Datasheet HTML 6Page - Analog Devices AD9923ABBCZ Datasheet HTML 7Page - Analog Devices AD9923ABBCZ Datasheet HTML 8Page - Analog Devices AD9923ABBCZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 88 page
background image
AD9923A
Rev. 0 | Page 3 of 88
SPECIFICATIONS
Table 1.
Parameter
Conditions/Comments
Min
Typ
Max
Unit
TEMPERATURE RANGE
Operating
−25
+85
°C
Storage
−65
+150
°C
AFETG POWER SUPPLY VOLTAGES
AVDD
AFE analog supply
2.7
3.0
3.6
V
TCVDD
Timing Core Analog Supply
2.7
3.0
3.6
V
RGVDD
RG Driver
2.7
3.0
3.6
V
HVDD
HL, H1 to H4 Drivers
2.7
3.0
3.6
V
DRVDD
Data Output Drivers
2.7
3.0
3.6
V
DVDD
Digital
2.7
3.0
3.6
V
V-DRIVER POWER SUPPLY
VOLTAGES
VDD1, VDD2
V-Driver Logic
+2.7
+3.0
+3.6
V
VH1, VH2
V-Driver High Supply
+11.5
+15.0
+16.5
V
VL1, VL2
V-Driver Low Supply
−8.5
−7.5
−5.5
V
VM1, VM2
V-Driver Mid Supply
−1.5
0.0
+1.5
V
VLL
SUBCK Low Supply
−8.5
−7.5
−5.5
V
VMM
SUBCK Mid Supply
−4.0
0.0
+1.5
V
AFETG POWER DISSIPATION
Total
36 MHz, 3.0 V supply, 400 pF total H-load, 20 pF RG load
335
mW
Standby 1 Mode
105
mW
Standby 2 Mode
1
mW
Standby 3 Mode
1
mW
Power from HVDD Only1
130
mW
Power from RGVDD Only
10
mW
Power from AVDD Only
75
mW
Power from TCVDD Only
40
mW
Power from DVDD Only
75
mW
Power from DRVDD Only
5
mW
V-DRIVER POWER DISSIPATION2
VH1, VH2 = +15 V; VL1, VL2 = −7.5 V; VM1, VM2 = 0 V; VDD1, VDD2 =
3.3 V; all V-driver inputs tied low
VH1, VH2
5
mW
VL1, VL2
2.5
mW
VM1, VM2
0
mW
VDD1, VDD2
0.5
mW
MAXIMUM CLOCK RATE (CLI)
36
MHz
1 The total power dissipated by the HVDD supply can be approximated using the equation
Total HVDD Power = [CLOAD × HVDD × Pixel Frequency] × HVDD
Reducing the H-load and/or using a lower HVDD supply reduces the power dissipation. CLOAD is the total capacitance seen by all H-outputs.
2 V-driver power dissipation depends on the frequency of operation and the load they are driving. All inputs to the V-driver were tied low for the
measurements in Table 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com