| 전자부품 데이터시트 검색엔진 |
|
AD9981/PCB 데이터시트(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9981/PCB 데이터시트(HTML) 6 Page - Analog Devices |
|
6 / 44 page ![]() AD9981 Rev. 0 | Page 6 of 44 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 2 BAIN0 3 GND 4 BAIN1 7 GND 6 GAIN0 5 VD (3.3V) 1 VD (3.3V) 8 SOGIN0 9 VD (3.3V) 10 GAIN1 12 SOGIN1 13 VD (3.3V) 14 RAIN0 15 GND 16 RAIN1 17 PWRDN 18 REFLO 19 REFCM 20 REFHI 11 GND 59 58 57 54 55 56 60 53 52 BLUE <4> BLUE <5> BLUE <6> BLUE <9> BLUE <8> BLUE <7> BLUE <3> GND VDD (3.3V) 51 GREEN <0> 49 GREEN <2> 48 GREEN <3> 47 GREEN <4> 46 GREEN <5> 45 GREEN <6> 44 GREEN <7> 43 GREEN <8> 42 GREEN <9> 41 DAVDD (1.8) 50 GREEN <1> 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 PIN 1 AD9981 TOP VIEW (Not to Scale) Figure 2. Top View (Pins Down) Table 3. Complete Pinout List Pin Type Mnemonic Function Value Pin No. Inputs RAIN0 Channel 0 Analog Input for Converter R 0.0 V to 1.0 V 14 RAIN1 Channel 1 Analog Input for Converter R 0.0 V to 1.0 V 16 GAIN0 Channel 0 Analog Input for Converter G 0.0 V to 1.0 V 6 GAIN1 Channel 1 Analog Input for Converter G 0.0 V to 1.0 V 10 BAIN0 Channel 0 Analog Input for Converter B 0.0 V to 1.0 V 2 BAIN1 Channel 1 Analog Input for Converter B 0.0 V to 1.0 V 4 HSYNC0 Horizontal Sync Input for Channel 0 3.3 V CMOS 70 HSYNC1 Horizontal Sync Input for Channel 1 3.3 V CMOS 68 VSYNC0 Vertical Sync Input for Channel 0 3.3 V CMOS 71 VSYNC1 Vertical Sync Input for Channel 1 3.3 V CMOS 69 SOGIN0 Input for Sync-on-Green Channel 0 0.0 V to 1.0 V 8 SOGIN1 Input for Sync-on-Green Channel 1 0.0 V to 1.0 V 12 EXTCK External Clock Input 3.3 V CMOS 721 CLAMP External Clamp Input Signal 3.3 V CMOS 73 COAST External PLL Coast Signal Input 3.3 V CMOS 72 1 PWRDN Power-Down Control 3.3 V CMOS 17 Outputs RED [9:0] Outputs of Converter R, Bit 9 is the MSB 3.3 V CMOS 28 to 37 GREEN [9:0] Outputs of Converter G, Bit 9 is the MSB 3.3 V CMOS 42 to 51 BLUE [9:0] Outputs of Converter B, Bit 9 is the MSB 3.3 V CMOS 54 to 63 DATACK Data Output Clock 3.3 V CMOS 25 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |