| 전자부품 데이터시트 검색엔진 |
|
CDB53L21 데이터시트(PDF) 27 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CDB53L21 데이터시트(HTML) 27 Page - Cirrus Logic |
|
27 / 66 page ![]() DS700PP1 27 CS53L21 4.3.8 Noise Gate The noise gate may be used to mute signal levels that fall below a programmable threshold. This prevents the ALC from applying gain to noise. A programmable delay may be used to set the minimum time before the noise gate attacks the signal. Maximum noise gate attenuation levels will depend on the gain applied in either the PGA or MIC pre-am- plifier. For example: If both +32 dB pre-amplification and +12 dB programmable gain is applied, the max- imum attenuation that the noise gate achieves will be 52 dB (-96 + 32 + 12) below full-scale. Ramp-down time to the maximum setting is affected by the SOFTx bit. Recommended settings: For best results, enable soft ramp for the digital attenuator. When the analog in- puts are configured for differential signals (see “Differential Inputs” on page 23“Differential Inputs” on page 23), enable the NG_ALL bit to trigger the noise gate only when both inputs fall below the threshold. Software Controls: “Noise Gate Configuration & Misc. (Address 1Fh)” on page 54, “ADC Control (Address 06h)” on page 45. -96 -40 THRESH[2:0] -52 dB Output (dB) Input (dB) NG EN =1 NG EN =0 -80 dB -64 dB Figure 11. Noise Gate Attenuation |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |