| 전자부품 데이터시트 검색엔진 |
|
CS4525 데이터시트(PDF) 84 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4525 데이터시트(HTML) 84 Page - Cirrus Logic |
|
84 / 91 page ![]() 84 DS726A1 CS4525 9.19.7 Mask Bit for Channel X Overflow (ChOvflM) Default = 0 Function: This bit serves as a mask for the channel overflow interrupt source. If this bit is set, the ChOvfl interrupt is unmasked, meaning that if the ChOvfl bit is set, the INT pin will go active. If the ChOvflM bit is cleared, the ChOvfl condition is masked, meaning that its occurrence will not affect the INT pin. However, the ChO- vfl and ChXOvflSt bits will continue to reflect the overflow state of the individual channels. 9.19.8 Mask Bit for Amplifier Error (AmpErrM) Default = 0 Function: This bit serves as a mask for the amplifier error interrupt sources. If this bit is set, the AmpErr interrupt is unmasked, meaning that if the AmpErr bit is set, the INT pin will go active. If the AmpErrM bit is cleared, the AmpErr condition is masked, meaning that its occurrence will not affect the INT pin. However, the Am- pErr and the amplifier error bits in the amplifier error status register will continue to reflect the status of the amplifier error conditions. 9.20 Interrupt Status Register (Address 61h) - Read Only All bits in this register are considered “level-trigger” events, meaning as long as a condition continues, the corre- sponding bit will remain set. These status bits are not affected by the interrupt mask bit and the condition of each bit can be polled. These bits will not be cleared following a read to this register, nor can they be written to cause an interrupt condition. 9.20.1 SRC State Transition (SRCLockSt) Default = 0 Function: This bit is read only and reflects the current lock state of the SRC. When set, indicates the SRC is currently locked. When cleared, indicates the SRC is currently unlocked. ChOvflM Setting ChOvfl INT Pin Mask State 0 .......................................... ChOvfl condition masked. 1 .......................................... ChOvfl condition un-masked. AmpErrM Setting AmpErr INT Pin Mask State 0 .......................................... AmpErr condition masked. 1 .......................................... AmpErr condition un-masked. 76 5 4 3 2 1 0 SRCLockSt ADCOvflSt Ch3OvflSt Ch2OvflSt Ch1OvflSt RampDone Reserved Reserved SRCLockSt Setting SRC Lock State 0 .......................................... SRC is currently unlocked. 1 .......................................... SRC is currently locked. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |