| 전자부품 데이터시트 검색엔진 |
|
ES9826 데이터시트(PDF) 21 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9826 데이터시트(HTML) 21 Page - ESS Technology,Inc |
|
21 / 88 page ![]() ES9826 Datasheet VERSION 0.1.2 21 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 • WWW.ESSTECH.COM S/PDIF S/PDIF output is only available in Master Mode. Register 4[0] MASTER_MODE_ENABLE must be set to 1’b1. Pin Name Description GPIO3/DATA2 HW mode requires for GPIO3/DATA2 pin to be the S/PDIF output. GPIO3 – GPIO6 SW mode allows for any GPIO to be the S/PDIF output. Table 12 - S/PDIF pin connections S/PDIF is transmitted over a single signal line using dual phase encoded data, which allows for clock extraction from the data signal line. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |