 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ES9842PRO 데이터시트(PDF) 97 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9842PRO 데이터시트(HTML) 97 Page - ESS Technology,Inc |
|
|
97 / 167 page  VERSION 0.5 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM ES9842 PRO Product Datasheet 97 Register 64: ADC CH1 CONFIG 2 Bits [7:5] [4:3] [2] [1] [0] Default 3'b000 2'b00 1'b0 1'b0 1'b0 Bits Mnemonic Description [7:5] ADC_COMP_SEL_CH1 Sets the gain of the comparator for Channel 1. • Program to 3'b001 for optimum performance [4:3] ADC_SUM_SEL_CH1 Sets the bandwidth of the summing amplifier for Channel 1. • Program to 2'b11 for optimum performance [2] ADC_USE_DITHER_EXT_CH1 Enable the external dither for Channel 1. • 1'b0: Disabled (default) • 1'b1: Enabled [1] ADC_USE_DITHER_CH1 Enable the dither for Channel 1. • 1'b0: Disabled (default) • 1'b1: Enabled [0] ADC_USE_STATE_CH1 Use state as logic output for Channel 1. • Default value is 0. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
