전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M65KA128AL 데이터시트(PDF) 13 Page - STMicroelectronics

부품명 M65KA128AL
상세설명  128Mbit (4 Banks x 2M x 16) 1.8V Supply, Low Power SDRAMs
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M65KA128AL 데이터시트(HTML) 13 Page - STMicroelectronics

Back Button M65KA128AL Datasheet HTML 9Page - STMicroelectronics M65KA128AL Datasheet HTML 10Page - STMicroelectronics M65KA128AL Datasheet HTML 11Page - STMicroelectronics M65KA128AL Datasheet HTML 12Page - STMicroelectronics M65KA128AL Datasheet HTML 13Page - STMicroelectronics M65KA128AL Datasheet HTML 14Page - STMicroelectronics M65KA128AL Datasheet HTML 15Page - STMicroelectronics M65KA128AL Datasheet HTML 16Page - STMicroelectronics M65KA128AL Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 53 page
background image
M65KA128AL
Operations
13/53
3.3
Burst Write
The Write Command is used to switch the device to Burst Write mode (see Section 4.5:
Write command for details). In Burst Write mode the data is input in bursts synchronized
with the clock. A valid Burst Write is initiated by driving E, CAS and W Low, VIL, and by
driving RAS High, VIH, at the positive edge of the clock signal, K.
Burst Write can be accompanied by an Auto Precharge cycle depending on the state of the
A10 Address Input. If A10 is High (set to ‘1’) when the Write command is issued, the Write
operation will be followed by an Auto Precharge cycle.
During Burst Write operation, the memory writes data to the activated bank. As for Burst
Read, different Burst Types and Lengths can be utilized, programmed in the same fashion.
3.4
Self Refresh
In Self Refresh mode, the data contained in the Low Power SDRAM memory array is
retained and refreshed. The Low Power SDRAM refresh cycles are asynchronous.
The Self-Refresh mode is entered by driving KE Low (set to ‘0’), with E, RAS, and CAS Low,
and W High (set to ‘1’). When in this mode, the device is not clocked any more.
The Self Refresh mode is exited by driving KE from Low to High, with E High, RAS, CAS
and W Don’t Care, or with E Low and RAS, CAS and W High.
3.5
Auto Refresh
The Auto Refresh mode is used to refresh the Low Power SDRAM in normal operation
mode whenever needed.
During an auto refresh operation, KE must be kept High, VIH and the address bits are “Don’t
Care” because the specific address bits are generated by the internal refresh address
counter.
3.6
Power-Down
In Power-Down mode, the current is reduced the Standby current.
For the memory to enter the Power-Down mode, KE must be held Low (set to ‘0’), after the
Precharge Time tRP, with E High (set to ‘1’), RAS, CAS and W Don’t Care, or with E Low,
RAS, CAS and W High.
The Power-Down mode is exited by driving KE High, with E High, RAS, CAS and W Don’t
Care, or with E Low and RAS, CAS and W High.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com