전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

5CEBA2F13C6SC 데이터시트(PDF) 24 Page - Intel Corporation

부품명 5CEBA2F13C6SC
상세설명  Cyclone V Device Overview
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

5CEBA2F13C6SC 데이터시트(HTML) 24 Page - Intel Corporation

Back Button 5CEBA2F13C6SC Datasheet HTML 20Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 21Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 22Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 23Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 24Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 25Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 26Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 27Page - Intel Corporation 5CEBA2F13C6SC Datasheet HTML 28Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 37 page
background image
PCIe Gen1 and Gen2 Hard IP
Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for
performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and
transaction layers.
The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4
lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.
The PCIe endpoint support includes multifunction support for up to eight functions, as
shown in the following figure. The integrated multifunction support reduces the FPGA
logic requirements by up to 20,000 LEs for PCIe designs that require multiple
peripherals.
Figure 9.
PCIe Multifunction for Cyclone V Devices
PCIe Link
External System
FPGA Device
Host CPU
Root
Complex
Local
Peripheral 1
Local
Peripheral 2
The Cyclone V PCIe hard IP operates independently from the core logic. This
independent operation allows the PCIe link to wake up and complete link training in
less than 100 ms while the Cyclone V device completes loading the programming file
for the rest of the device.
In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end
datapath protection using ECC.
External Memory Interface
This section provides an overview of the external memory interface in Cyclone V
devices.
Hard and Soft Memory Controllers
Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and
LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to
4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V
SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2,
and LPDDR2 SDRAM devices.
All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2
SDRAM devices for maximum flexibility.
Cyclone V Device Overview
683694 | 2018.05.07
Cyclone V Device Overview
Send Feedback
24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com