WM8216

Production Data

w

PD Rev 4.0 March 2007

8

INPUT VIDEO SAMPLING

O

E

E

O

E

O

E

n-1

n-2

n-3

n-4

n-5

Figure 1 Two-channel CDS Operation (CDS=1)

MCLK

Input

Video

RSMP

VSMP

t

VSD

t

MCLKH

t

MCLKL

t

MF1RS

Output

Data

OP[9:0]

t

PR1

t

VSFMR

PIXEL n

t

PER

t

PD

n-6

n-7

n-8

n-5

t

MRVSR

t

MFVSF

t

RSFVSR

t

RSD

Figure 2 One-channel CDS Operation (CDS=1)

Notes:

1.

The relationship between input video signal and sample points is controlled by VSMP and RSMP.

2.

When VSMP is high the input video signal is connected to the Video sampling capacitors.

3.

When RSMP is high the input video signal is connected to the Reset sampling capacitors.

4.

RSMP must not go high before the first falling edge of MCLK after VSMP goes low.

5.

It is required that the falling edge of VSMP should occur before the rising edge of MCLK.

6.

In 1-channel CDS mode it is not possible to have equally spaced Video and Reset sample points with a 45MHz

MCLK.

7.

Non-CDS operation is also possible; RSMP is not required in this mode but can be used to control input clamping.