WM8216SEFLSLASHR datasheet(17/27 Pages) WOLFSON

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

WM8216SEFL/R 데이터시트(PDF) 17 Page - Wolfson Microelectronics plc

부품명	WM8216SEFL/R

상세설명	60MSPS 10-bit 2-channel CCD Digitiser

PDF	27 Pages

Scroll/Zoom	100%

제조업체	WOLFSON [Wolfson Microelectronics plc]

홈페이지	http://www.wolfsonmicro.com

Logo

17 / 27 page

WM8216

Production Data

PD Rev 4.0 March 2007

Figure 13 ADC Input Black Level Adjust Settings

OVERALL SIGNAL FLOW SUMMARY

Figure 14 represents the processing of the video signal through the WM8216.

Figure 14 Overall Signal Flow

The INPUT SAMPLING BLOCK produces an effective input voltage V1. For CDS, this is the

difference between the input video level VIN and the input reset level VRESET. For non-CDS this is the

difference between the input video level VIN and the voltage on the VRLC/VBIAS pin, VVRLC,

optionally set via the RLC DAC.

The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the

black level of the input signal towards 0V, producing V2.

The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range,

outputting voltage V3.

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com