전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8581 데이터시트(PDF) 49 Page - Wolfson Microelectronics plc

부품명 WM8581
상세설명  Multichannel CODEC with S/PDIF Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8581 데이터시트(HTML) 49 Page - Wolfson Microelectronics plc

Back Button WM8581 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 53Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 100 page
background image
Production Data
WM8581
w
PD Rev 4.0 April 2007
49
MANUAL CLOCK SELECTION
It is possible to override all default clocking configuration restrictions by setting CLKSEL_MAN. When
CLKSEL_MAN is set, default clocking configurations such as automatic selection of PLLACLK for
DAC1 when DACSRC=00 (S/PDIF received data) are not applied. Instead, clock selection is
determined only by the relevant CLK_SEL register.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8
CLKSEL
08h
6
CLKSEL_MAN
0
Clock selection auto-configuration
override
0 = auto-configuration enabled,
clock configuration follows
restrictions described in page 43
to page 48.
1 = auto-configuration disabled,
clock configuration follows
relevant CLKSEL bits in R8 to
R11.
Table 38 Manual Clock Selection
PHASE-LOCKED LOOPS AND S/PDIF CLOCKING (SOFTWARE MODE)
The WM8581 is equipped with two independent phase-locked loop clock generators and a
comprehensive clocking scheme which provides maximum flexibility and function and many
configurable routing possibilities for the user in software mode. An overview of the software mode
clocking scheme is shown in Figure 32.
Figure 32 PLL and Clock Select Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com