WM8581 datasheet(28/100 Pages) WOLFSON

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

WM8581 데이터시트(PDF) 28 Page - Wolfson Microelectronics plc

부품명	WM8581

상세설명	Multichannel CODEC with S/PDIF Transceiver

PDF	100 Pages

Scroll/Zoom	100%

제조업체	WOLFSON [Wolfson Microelectronics plc]

홈페이지	http://www.wolfsonmicro.com

Logo

28 / 100 page

WM8581

Production Data

PD Rev 4.0 April 2007

Figure 14 Left Justified Mode Timing Diagram

RIGHT JUSTIFIED MODE

In Right Justified mode, the LSB of input data is sampled on the rising edge of BCLK preceding a

LRCLK transition. The LSB of the output data changes on the falling edge of BCLK preceding a

LRCLK transition, and may be sampled on the next rising edge of BCLK. LRCLKs are high during the

left samples and low during the right samples.

Figure 15 Right Justified Mode Timing Diagram

2S MODE

In I2S mode, the MSB of DIN1/2/3/4 is sampled on the second rising edge of BCLK following a

LRCLK transition. The MSB of the output data changes on the first falling edge of BCLK following an

LRCLK transition, and may be sampled on the next rising edge of BCLK. LRCLKs are low during the

left samples and high during the right samples.

Figure 16 I

2S Mode Timing Diagram

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com