전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8593 데이터시트(PDF) 35 Page - Wolfson Microelectronics plc

부품명 WM8593
상세설명  24-bit 192kHz 2Vrms Multi-Channel CODEC
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8593 데이터시트(HTML) 35 Page - Wolfson Microelectronics plc

Back Button WM8593 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 33Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 34Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 35Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 36Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 37Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 38Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 39Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 98 page
background image
Product Preview
WM8593
w
PP Rev 1.0 January 2007
35
VOLUME RAMP
Analogue volume can be adjusted by step change or by soft ramp. The ramp rate is dependent upon
the sampling rate. The sampling rate upon which the volume ramp rate is based can be selected
between the DAC sampling rate or the ADC sampling rate in either slave mode or master mode. The
ramp rates for common audio sample rates are shown in Table 26:
SAMPLE RATE FOR PGA (kHz)
DIVIDE BY
PGA RAMP RATE
(ms/dB)
32
8
0.50
44.1
8
0.36
48
8
0.33
88.2
16
0.36
96
16
0.33
176.4
32
0.36
192
32
0.33
Table 26 Analogue Volume Ramp Rate
For example, when using a sample rate of 48kHz, the time taken for a volume change from and initial
setting of 0dB to -20dB is calculated as follows:
Volume Change (dB) x PGA Ramp Rate (ms/dB) = 20 x 0.33 = 6.6ms
When changing from one PGA ramp clock source to another, it is recommended that
PGA_SAFE_SW is set to 0. This forces the clock switch over to occur at a point where all relevant
clock signals are zero, ensuring glitch-free operation. This process can take up to 32 left/right clock
cycles.
If a faster change in PGA ramp rate clock source is required, PGA_FORCE can be set to 1. This
forces the change in clock source to occur immediately regardless of the state of the relevant clock
signals internally. Glitch-free operation is not guaranteed under these conditions.
PGA_FORCE
must be set back to 0 to initialise the timing circuits with the new clock.
If the volume ramp function is not required when increasing or decreasing volume, this block can be
bypassed by setting ATTACK_BYPASS or DECAY_BYPASS to 1. Figure 18 shows the effect of
these register settings:
Figure 18 ATTACK_BYPASS and DECAY_BYPASS Functionality



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com