WM8593 datasheet(55/98 Pages) WOLFSON

55 / 98 page

Product Preview

WM8593

PP Rev 1.0 January 2007

POP AND CLICK PERFORMANCE

The WM8593 includes a number of features designed to minimise pops and clicks in various phases

of operation including power up, power down, changing analogue paths and starting/stopping clocks.

In order to ensure optimum performance, the following sequences should be followed.

POWERUP SEQUENCE

Apply power to the WM8593 (see Power On Reset).

Set-up initial internal biases:

•

SOFT_ST=1

•

FAST_EN=1

•

POBCTRL=1

Enable output drivers to allow the AC coupling capacitors at the output stage to be pre-

charged to DACVMID:

•

VOUTxL_EN=1

•

VOUTxR_EN=1

Enable DACVMID. 500k selected here for optimum pop reduction:

•

VMID_SEL=10

Wait until DACVMID has fully charged. The time is dependent on the capacitor values

used to AC-couple the outputs and to decouple DACVMID, and the VMID_SEL value

chosen. An approximate delay of 6xRCms can be used, where R is the DACVMID

resistance and C is the decoupling capacitor on DACVMID. For DACVMID resistance of

50k

Ω and C=4.7uF, the delay should be approximately 1.5 seconds.

•

Insert delay

Enable the master bias and DACVMID buffer:

•

BIAS_EN=1

•

BUFIO_EN=1

Switch the output drivers to use the master bias instead of the power up (fast) bias:

•

POBCTRL=0

Enable all functions (DACs, ADC, PGAs) required for use. Outputs are muted by default so

the write order is not important.

Unmute the outputs and switch DACVMID resistance to 50k for normal operation:

•

VOUTxL_MUTE=0

•

VOUTxR_MUTE=0

•

VMID_SEL=01

WM8593 데이터시트(PDF) 55 Page - Wolfson Microelectronics plc

WM8593 데이터시트(HTML) 55 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

데이터시트 다운로드

링크 URL