AT89LP4052-20PI datasheet(56/90 Pages) ATMEL

56 / 90 page

3547F–MICRO–6/06

AT89LP2052/LP4052

22.2

Status Register

The current state of the memory may be accessed by reading the status register. The status reg-

ister is shown in Table 22-2.

22.3

DATA Polling

The AT89LP2052/LP4052 implements DATA polling to indicate the end of a programming cycle.

While the device is busy, any attempted read of the last byte written will return the data byte with

the MSB complemented. Once the programming cycle has completed, the true value will be

accessible. During Erase the data is assumed to be FFH and DATA polling will return 7FH.

When writing multiple bytes in a page, the DATA value will be the last data byte loaded before

programming begins, not the written byte with the highest physical address within the page.

22.4

Parallel Programming

Parallel Programming Mode is enabled by applying V

PP to the RST pin. The connections

required during parallel mode are shown in Figure 22-2. During parallel programming, Port 1 is

configured as an 8-bit wide bidirectional command bus. Data on P1 is strobed by a positive

pulse on the XTAL1 pin. No other clock is required. The interface is enabled by pulling CS (P3.2)

low. P3.1 acts as RDY/BSY, and will be pulled low to indicate that the device is busy regardless

of the state of CS.

Table 22-2.

Status

–––

–

LOAD

SUCCESS

WRTINH

BUSY

Bit

543

Symbol

Function

LOAD

Load flag. Cleared low by the load page buffer command and set high by the next memory write. This flag signals that

the page buffer was previously loaded with data by the load page buffer command.

SUCCESS

Success flag. Cleared low at the start of a programming cycle and will only be set high if the programming cycle

completes without interruption from the brownout detector.

WRTINH

Write Inhibit flag. Cleared low by the brownout detector (BOD) whenever programming is inhibited due to V

CC falling

below the minimum required programming voltage. If a BOD episode occurs during programming, the SUCCESS flag

will remain low after the cycle is complete. WRTINH low also forces BUSY low.

BUSY

Busy flag. Cleared low whenever the memory is busy programming or if write is currently inhibited.

AT89LP4052-20PI 데이터시트(PDF) 56 Page - ATMEL Corporation

AT89LP4052-20PI 데이터시트(HTML) 56 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL