전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT83SND1CXXX-ROTIL 데이터시트(PDF) 143 Page - ATMEL Corporation

부품명 AT83SND1CXXX-ROTIL
상세설명  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND1CXXX-ROTIL 데이터시트(HTML) 143 Page - ATMEL Corporation

Back Button AT83SND1CXXX-ROTIL Datasheet HTML 139Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 140Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 141Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 142Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 143Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 144Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 145Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 146Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 147Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 212 page
background image
143
4109J–8051–10/06
AT8xC51SND1C
Reset Value = 0000 0000b
Table 116. SBUF Register
SBUF (S:99h) – Serial Buffer Register
Reset value = XXXX XXXXb
Table 117. SADDR Register
Bit
Number
Bit
Mnemonic
Description
7
FE
Framing Error Bit
To select this function, set SMOD0 bit in PCON register.
Set by hardware to indicate an invalid stop bit.
Must be cleared by software.
SM0
Serial Port Mode Bit 0
Refer to Table 113 for mode selection.
6SM1
Serial Port Mode Bit 1
Refer to Table 113 for mode selection.
5SM2
Serial Port Mode Bit 2
Set to enable the multiprocessor communication and automatic address
recognition features.
Clear to disable the multiprocessor communication and automatic address
recognition features.
4REN
Receiver Enable Bit
Set to enable reception.
Clear to disable reception.
3TB8
Transmit Bit 8
Modes 0 and 1: Not used.
Modes 2 and 3: Software writes the ninth data bit to be transmitted to TB8.
2RB8
Receiver Bit 8
Mode 0: Not used.
Mode 1 (SM2 cleared): Set or cleared by hardware to reflect the stop bit
received.
Modes 2 and 3 (SM2 set): Set or cleared by hardware to reflect the ninth bit
received.
1TI
Transmit Interrupt Flag
Set by the transmitter after the last data bit is transmitted.
Must be cleared by software.
0RI
Receive Interrupt Flag
Set by the receiver after the stop bit of a frame has been received.
Must be cleared by software.
7654
3210
SD7
SD6
SD5
SD4
SD3
SD2
SD1
SD0
Bit
Number
Bit
Mnemonic
Description
7 - 0
SD7:0
Serial Data Byte
Read the last data received by the serial I/O Port.
Write the data to be transmitted by the serial I/O Port.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com