전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AT83SND1CXXX-ROTIL 데이터시트(PDF) 171 Page - ATMEL Corporation

부품명 AT83SND1CXXX-ROTIL
상세설명  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND1CXXX-ROTIL 데이터시트(HTML) 171 Page - ATMEL Corporation

Back Button AT83SND1CXXX-ROTIL Datasheet HTML 167Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 168Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 169Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 170Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 171Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 172Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 173Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 174Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 175Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 212 page
background image
171
4109J–8051–10/06
AT8xC51SND1C
19.2
Registers
Table 132. SSCON Register
SSCON (S:93h) – Synchronous Serial Control Register
Reset Value = 0000 0000b
Table 133. SSSTA Register
SSSTA (S:94h) – Synchronous Serial Status Register
7654
3210
SSCR2
SSPE
SSSTA
SSSTO
SSI
SSAA
SSCR1
SSCR0
Bit
Number
Bit
Mnemonic
Description
7
SSCR2
Synchronous Serial Control Rate Bit 2
Refer to Table 125 for rate description.
6SSPE
Synchronous Serial Peripheral Enable Bit
Set to enable the controller.
Clear to disable the controller.
5SSSTA
Synchronous Serial Start Flag
Set to send a START condition on the bus.
Clear not to send a START condition on the bus.
4SSSTO
Synchronous Serial Stop Flag
Set to send a STOP condition on the bus.
Clear not to send a STOP condition on the bus.
3SSI
Synchronous Serial Interrupt Flag
Set by hardware when a serial interrupt is requested.
Must be cleared by software to acknowledge interrupt.
2SSAA
Synchronous Serial Assert Acknowledge Flag
Set to enable slave modes. Slave modes are entered when SLA or GCA (if
SSGC set) is recognized.
Clear to disable slave modes.
Master Receiver Mode in progress
Clear to force a not acknowledge (high level on SDA).
Set to force an acknowledge (low level on SDA).
Master Transmitter Mode in progress
This bit has no specific effect when in master transmitter mode.
Slave Receiver Mode in progress
Clear to force a not acknowledge (high level on SDA).
Set to force an acknowledge (low level on SDA).
Slave Transmitter Mode in progress
Clear to isolate slave from the bus after last data Byte transmission.
Set to enable slave mode.
1
SSCR1
Synchronous Serial Control Rate Bit 1
Refer to Table 125 for rate description.
0
SSCR0
Synchronous Serial Control Rate Bit 0
Refer to Table 125 for rate description.
7654
3210
SSC4
SSC3
SSC2
SSC1
SSC0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com