AT83SND1CXXX-ROTIL datasheet(174/212 Pages) ATMEL

174 / 212 page

174

4109J–8051–10/06

AT8xC51SND1C

Figure 20-2. Timing Diagram

20.1.1

Clock Generator

The ADC clock is generated by division of the peripheral clock (see details in section “X2 Fea-

ture”, page 12). The division factor is then given by ADCP4:0 bits in ADCLK register. Figure 20-

3 shows the ADC clock generator and its calculation formula(1).

Figure 20-3. ADC Clock Generator and Symbol Caution:

Note:

1. In all cases, the ADC clock frequency may be higher than the maximum FADCLK parameter

reported in the section “Analog to Digital Converter”, page 198.

2. The ADCD value of 0 is equivalent to an ADCD value of 32.

20.1.2

Channel Selection

The channel on which conversion is performed is selected by the ADCS bit in ADCON register

according to Table 136.

Table 136. ADC Channel Selection

20.1.3

Conversion Precision

The 10-bit precision conversion is achieved by stopping the CPU core activity during conversion

for limiting the digital noise induced by the core. This mode called the Pseudo-Idle mode

(1),(2) is

enabled by setting the ADIDL bit in ADCON register

(3). Thus, when conversion is launched (see

Section "Conversion Launching", page 175), the CPU core is stopped until the end of the con-

ADEN

ADSST

ADEOC

SETUP

CONV

CLK

ADCLK

ADCD4:0

ADCLK

ADC Clock

ADCclk

PERclk

2ADCD

⋅

-------------------------

ADC Clock Symbol

ADC

CLOCK

PER

CLOCK

÷ 2

ADCS

Channel

0AIN1

1AIN0

AT83SND1CXXX-ROTIL 데이터시트(PDF) 174 Page - ATMEL Corporation

AT83SND1CXXX-ROTIL 데이터시트(HTML) 174 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL