전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AT83SND1CXXX-ROTIL 데이터시트(PDF) 176 Page - ATMEL Corporation

부품명 AT83SND1CXXX-ROTIL
상세설명  Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND1CXXX-ROTIL 데이터시트(HTML) 176 Page - ATMEL Corporation

Back Button AT83SND1CXXX-ROTIL Datasheet HTML 172Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 173Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 174Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 175Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 176Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 177Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 178Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 179Page - ATMEL Corporation AT83SND1CXXX-ROTIL Datasheet HTML 180Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 212 page
background image
176
4109J–8051–10/06
AT8xC51SND1C
enabled by setting EADC bit in IEN1 register. This flag is set by hardware and must be reset by
software.
20.2
Registers
Table 137. ADCON Register
ADCON (S:F3h) – ADC Control Register
Reset Value = 0000 0000b
Table 138. ADCLK Register
ADCLK (S:F2h) – ADC Clock Divider Register
Reset Value = 0000 0000b
7654
3210
-
ADIDL
ADEN
ADEOC
ADSST
-
-
ADCS
Bit
Number
Bit
Mnemonic
Description
7-
Reserved
The value read from this bit is always 0. Do not set this bit.
6
ADIDL
ADC Pseudo-Idle Mode
Set to suspend the CPU core activity (pseudo-idle mode) during conversion.
Clear by hardware at the end of conversion.
5ADEN
ADC Enable Bit
Set to enable the A to D converter.
Clear to disable the A to D converter and put it in low power stand by mode.
4ADEOC
End Of Conversion Flag
Set by hardware when ADC result is ready to be read. This flag can generate an
interrupt.
Must be cleared by software.
3ADSST
Start and Status Bit
Set to start an A to D conversion on the selected channel.
Cleared by hardware at the end of conversion.
2 - 1
-
Reserved
The value read from these bits is always 0. Do not set these bits.
0ADCS
Channel Selection Bit
Set to select channel 0 for conversion.
Clear to select channel 1 for conversion.
7654
3210
-
-
-
ADCD4
ADCD3
ADCD2
ADCD1
ADCD0
Bit
Number
Bit
Mnemonic
Description
7 - 5
-
Reserved
The value read from these bits is always 0. Do not set these bits.
4 - 0
ADCD4:0
ADC Clock Divider
5-bit divider for ADC clock generation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com