| 전자부품 데이터시트 검색엔진 |
|
AT89C51CC02CA-RATUM 데이터시트(PDF) 130 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51CC02CA-RATUM 데이터시트(HTML) 130 Page - ATMEL Corporation |
|
130 / 156 page ![]() 130 AT/T89C51CC02 4126J–CAN–05/06 Registers Table 103. ADCF Register ADCF (S:F6h) ADC Configuration Reset Value = 0000 0000b Table 104. ADCON Register ADCON (S:F3h) ADC Control Register Reset Value = X000 0000b 76 54 32 1 0 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 0 Bit Number Bit Mnemonic Description 7 - 0 CH 0:7 Channel Configuration Set to use P1.x as ADC input. Clear to use P1.x as standart I/O port. 76 54 32 1 0 - PSIDLE ADEN ADEOC ADSST SCH2 SCH1 SCH0 Bit Number Bit Mnemonic Description 7- Reserved The value read from these bits are indeterminate. Do not set these bits. 6 PSIDLE Pseudo Idle Mode (Best Precision) Set to put in idle mode during conversion Clear to convert without idle mode. 5ADEN Enable/Standby Mode Set to enable ADC Clear for Standby mode. 4ADEOC End Of Conversion Set by hardware when ADC result is ready to be read. This flag can generate an interrupt. Must be cleared by software. 3 ADSST Start and Status Set to start an A/D conversion. Cleared by hardware after completion of the conversion 2-0 SCH2:0 Selection of Channel to Convert See Table 102 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |