| 전자부품 데이터시트 검색엔진 |
|
DSP56F803 데이터시트(PDF) 30 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56F803 데이터시트(HTML) 30 Page - Freescale Semiconductor, Inc |
|
30 / 57 page ![]() Flash Memory Characteristics 56F803 Technical Data, Rev. 16 Freescale Semiconductor 25 Figure 3-4 Flash Program Cycle Cumulative program HV period2 Thv –3 – ms Figure 3-4 Program hold time3 Tpgh –– – Figure 3-4 Address/data set up time3 Tads –– – Figure 3-4 Address/data hold time3 Tadh –– – Figure 3-4 1. One cycle is equal to an erase program and read. 2. Thv is the cumulative high voltage programming time to the same row before next erase. The same address cannot be programmed twice before next erase. 3. Parameters are guaranteed by design in smart programming mode and must be one cycle or greater. *The Flash interface unit provides registers for the control of these parameters. Table 3-7 Flash Timing Parameters (Continued) Operating Conditions: V SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6V, TA = –40° to +85°C, CL ≤ 50pF Characteristic Symbol Min Typ Max Unit Figure XADR YADR YE DIN PROG NVSTR Tnvs Tpgs Tadh Tprog Tads Tpgh Tnvh Trcv Thv IFREN XE |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |