| 전자부품 데이터시트 검색엔진 |
|
DSP56F803 데이터시트(PDF) 46 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56F803 데이터시트(HTML) 46 Page - Freescale Semiconductor, Inc |
|
46 / 57 page ![]() Quadrature Decoder Timing 56F803 Technical Data, Rev. 16 Freescale Semiconductor 41 Figure 3-22 Timer Timing 3.10 Quadrature Decoder Timing Timer output high/low period POUTHL 1T — ns 1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5ns. 2. Parameters listed are guaranteed by design. Table 3-14 Quadrature Decoder Timing1,2 Operating Conditions: V SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6V, TA = –40° to +85°C, CL ≤ 50pF, fOP = 80MHz 1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12. ns. VSS = 0 V, VDD = 3.0 – 3.6V, TA = –40° to +85°C, CL ≤ 50pF. 2. Parameters listed are guaranteed by design. Characteristic Symbol Min Max Unit Quadrature input period PIN 8T+12 — ns Quadrature input high/low period PHL 4T+6 — ns Quadrature phase period PPH 2T+3 — ns Table 3-13 Timer Timing1, 2 Operating Conditions: V SS = VSSA = 0 V, VDD = VDDA = 3.0–3.6V, TA = –40° to +85°C, CL ≤ 50pF, fOP = 80MHz Timer Inputs Timer Outputs PIN PINHL PINHL POUT POUTHL POUTHL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |