| 전자부품 데이터시트 검색엔진 |
|
NRF51802-QFAA-R 데이터시트(PDF) 20 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF51802-QFAA-R 데이터시트(HTML) 20 Page - Nordic Semiconductor |
|
20 / 85 page ![]() Page 20 nRF51802 Product Specification v1.2 3.4.2 Power management The power management system is highly flexible with functional blocks such as the CPU, Radio Transceiver, and peripherals having separate power state control in addition to the global System ON and OFF modes. In System OFF mode, RAM can be retained and the device state can be changed to System ON through Reset, GPIO DETECT signal, or LPCOMP ANADETECT signal. When in System ON mode, all functional blocks will independently be in IDLE or RUN mode depending on needed functionality. Power management features: • Supervisor HW to manage •Power on reset •Brownout reset • Power fail comparator • System ON/OFF modes • Pin wake-up from System OFF •Reset • GPIO DETECT signal • LPCOMP ANADETECT signal • Functional block RUN/IDLE modes • RAM retention in System OFF mode (8 kB blocks) • 16 kB version will have 2 blocks 3.4.2.1 System OFF mode In system OFF mode the chip is in the deepest power saving mode. The system's core functionality is powered down and all ongoing tasks are terminated. The only functionality that can be set up to be responsive is the Pin wake-up mechanism. One or more blocks of RAM can be retained while in System OFF mode. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |