전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

USB97C102 데이터시트(PDF) 35 Page - SMSC Corporation

부품명 USB97C102
상세설명  Multi-Endpoint USB Peripheral Controller with Integrated 5 Port HUB
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SMSC [SMSC Corporation]
홈페이지  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C102 데이터시트(HTML) 35 Page - SMSC Corporation

Back Button USB97C102 Datasheet HTML 31Page - SMSC Corporation USB97C102 Datasheet HTML 32Page - SMSC Corporation USB97C102 Datasheet HTML 33Page - SMSC Corporation USB97C102 Datasheet HTML 34Page - SMSC Corporation USB97C102 Datasheet HTML 35Page - SMSC Corporation USB97C102 Datasheet HTML 36Page - SMSC Corporation USB97C102 Datasheet HTML 37Page - SMSC Corporation USB97C102 Datasheet HTML 38Page - SMSC Corporation USB97C102 Datasheet HTML 39Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 80 page
background image
SMSC DS – USB97C102
Page 35
Rev. 03/23/2000
Table 51 - Channel 3 Byte Count Register
CH3_CNT
(ISA 0x0007)
CHANNEL 3 BYTE COUNT
BIT
NAME
R/W
DESCRIPTION
[7:0]
CH3_CNTL
R/W
Lower 8 bits of Byte Count when Byte F/F = 0
[7:0]
CH3_CNTH
R/W
Upper 8 bits of Byte Count when Byte F/F = 1
Note:
The CLEAR_FF register should be written to before writing this register to guarantee which byte (high or low)
is being written. See Address Programming Table for 16 bit Address definitions.
Table 52 - Channel Status Register
CH_STAT
(ISA 0x0008)
CHANNEL STATUS REGISTER
BIT
NAME
R/W
DESCRIPTION
7
CH3RQ
R
Channel 3 DMA Request
0 = No Request Pending
1 = Yes Request Pending
6
CH2RQ
R
Channel 2 DMA Request
0 = No Request Pending
1 = Yes Request Pending
5
CH1RQ
R
Channel 1 DMA Request
0 = No Request Pending
1 = Yes Request Pending
4
CH0RQ
R
Channel 0 DMA Request
0 = No Request Pending
1 = Yes Request Pending
3
CH3TC
R
Channel 3 Terminal Count Reached
0 = No
1 = Yes
2
CH2TC
R
Channel 2 Terminal Count Reached
0 = No
1 = Yes
1
CH1TC
R
Channel 1 Terminal Count Reached
0 = No
1 = Yes
0
CH0TC
R
Channel 0 Terminal Count Reached
0 = No
1 = Yes
Note 1: These bits are also visible outside of I/O space in the BUS_STAT register.
Note 2: These bits are cleared when this register is read through the ISA I/O Window.
Table 53 - 8237 Command Register
CH_CMD
(ISA 0x0008)
COMMAND REGISTER
BIT
NAME
R/W
DESCRIPTION
7
DACK_SENS
W
DACK Sense
0 = Active High
1 = Active Low
6
DREQ_SENS
W
DREQ Sense (1 = Active Low, 0 = Active High)
5
WRITE_TIME
W
Write Timing Select
0 = Late Timing
1 = Extended
4
PRIORITY
W
Priority
0 = Fixed
1 = Rotating
3
COMP_TIME
W
Timing
0 = Normal
1 = Compressed
2
CTRL_EN
W
Controller Enable
0 = Enable
1 = Disable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com