전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8531U/2 데이터시트(PDF) 13 Page - NXP Semiconductors

부품명 PCF8531U/2
상세설명  34 x 128 pixel matrix driver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8531U/2 데이터시트(HTML) 13 Page - NXP Semiconductors

Back Button PCF8531U/2 Datasheet HTML 9Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 10Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 11Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 12Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 13Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 14Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 15Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 16Page - NXP Semiconductors PCF8531U/2 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 44 page
background image
2000 Feb 11
13
Philips Semiconductors
Product specification
34
× 128 pixel matrix driver
PCF8531
8.18.2
FUNCTION SET
8.18.2.1
PD
When PD = 1, the Power-down mode of the LCD driver is
active:
• All LCD outputs at VSS (display off)
• Power-on reset detection active, oscillator off
• VLCD can be disconnected
• I2C-bus is operational, commands can be executed
• RAM contents not cleared; RAM data can be written
• Register settings remain unchanged.
8.18.2.2
V
When V = 0 the horizontal addressing is selected.
The data is written into the DDRAM as shown in Fig.7.
When V = 1 the vertical addressing is selected. The data
is written into the DDRAM as shown in Fig.6. Icon data is
written independently of V when Y address is 5.
8.18.3
SET Y ADDRESS
Bits Y2,Y1 and Y0 define the Y address vector of the
display RAM.
Table 1
Y address
8.18.4
SET X ADDRESS
The X address points to the columns. The range of X is
0 to 127 (7FH).
8.18.5
SET MULTIPLEX RATE
M[1:0] selects the multiplex rate (see Table 8).
8.18.6
DISPLAY CONTROL (D, E AND IM)
Bits D and E select the display mode (see Table 6). Bit IM
sets the display to icon mode.
8.18.7
SET BIAS SYSTEM
Different multiplex rates require different bias settings.
These are programmed by BS[2:0], which sets the binary
number n. The optimum value for n is given by
Supported values of n are given in Table 2. Table 3 shows
the intermediate bias voltages.
Y2
Y1
Y0
BANK
0000
0011
0102
0113
1004
1
0
1
5 (icons)
n
Mux rate
3
=
Table 2
Programming the required bias system
BS[2]
BS[1]
BS[0]
n
BIAS SYSTEM
COMMENT
0007
1
11
0016
1
10
0105
1
9
0114
1
8
1003
1
7
recommended for 1 : 34
1012
1
6
recommended for 1 : 26
1101
1
5
recommended for 1 : 17
1110
1
4
recommended for icon mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com