전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADS6445 데이터시트(PDF) 46 Page - STMicroelectronics

부품명 ADS6445
상세설명  QUAD CHANNEL, 14-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS OUTPUTS
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ADS6445 데이터시트(HTML) 46 Page - STMicroelectronics

Back Button ADS6445 Datasheet HTML 42Page - STMicroelectronics ADS6445 Datasheet HTML 43Page - STMicroelectronics ADS6445 Datasheet HTML 44Page - STMicroelectronics ADS6445 Datasheet HTML 45Page - STMicroelectronics ADS6445 Datasheet HTML 46Page - STMicroelectronics ADS6445 Datasheet HTML 47Page - STMicroelectronics ADS6445 Datasheet HTML 48Page - STMicroelectronics ADS6445 Datasheet HTML 49Page - STMicroelectronics ADS6445 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 75 page
background image
www.ti.com
APPLICATION INFORMATION
THEORY OF OPERATION
ANALOG INPUT
INP
INM
25 W
25 W
RCR Filter
50 W
50 W
3.2 pF
C
1pF
par2
C
1pF
par2
L
6nH
pkg
L
6nH
pkg
C
2pF
bond
C
2pF
bond
R
200
esr
W
R
200
esr
W
C
0.8 pF
par1
Sampling
Switch
Sampling
Switch
Sampling
Capacitor
Sampling
Capacitor
R
15
on
W
R
15
on
W
R
10
on
W
C
4.0 pF
samp
C
4.0 pF
samp
S0237-01
ADS6445, ADS6444
ADS6443, ADS6442
SLAS531 – MAY 2007
The ADS6445/ADS6444/ADS6443/ADS6442 (ADS644X) is a family of quad channel, 14-bit pipeline ADC based
on switched capacitor architecture in CMOS technology.
The conversion is initiated simultaneously by all the four channels at the rising edge of the external input clock.
After the input signals are captured by the sample and hold circuit of each channel, the samples are sequentially
converted by a series of low resolution stages. The stage outputs are combined in a digital correction logic block
to form the final 14-bit word with a latency of 12 clock cycles. The 14-bit word of each channel is serialized and
output as LVDS levels. In addition to the data streams, a bit clock and frame clock are also output. The frame
clock is aligned with the 14-bit word boundary.
The analog input consists of a switched-capacitor based differential sample and hold architecture, shown in
Figure 82. This differential topology results in very good AC performance even for high input frequencies. The
INP and INM pins have to be externally biased around a common-mode voltage of 1.5 V, available on VCM pin
13. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V
and VCM – 0.5 V, resulting in a 2-VPP differential input swing. The maximum swing is determined by the internal
reference voltages REFP (2.0 V nominal) and REFM (1.0 V, nominal). The sampling circuit has a 3 dB
bandwidth that extends up to 500 MHz (see Figure 83, shown by the transfer function from the analog input pins
to the voltage across the sampling capacitors, TF_ADC).
Figure 82. Input Sampling Circuit
46
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com