S12SCIV2SLASHD datasheet(18/130 Pages) FREESCALE

18 / 130 page

MC9S12H256 Device User Guide — V01.18

–

BDM (Background Debug Mode)

•

CRG (low current oscillator, PLL, reset, clocks, COP watchdog, real time interrupt, clock monitor)

•

8-bit and 4-bit ports with interrupt functionality

–

Digital filtering

–

Programmable rising or falling edge trigger

•

Memory

–

128K, 256K Flash EEPROM

–

2K, 4K byte EEPROM

–

6K, 12K byte RAM

•

Analog-to-Digital Converter

–

8, 16 channels, 10-bit resolution

–

External conversion trigger capability

•

Two 1M bit per second, CAN 2.0 A, B software compatible modules

–

Five receive and three transmit buffers

–

Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8x8bit

–

Four separate interrupt channels for Rx, Tx, error and wake-up

–

Low-pass filter wake-up function

–

Loop-back for self test operation

•

Timer

–

16-bit main counter with 7-bit prescaler

–

8 programmable input capture or output compare channels

–

Two 8-bit or one 16-bit pulse accumulators

•

2, 6 PWM channels

–

Programmable period and duty cycle

–

8-bit 2, 6-channel or 16-bit 1, 3-channel

–

Separate control for each pulse width and duty cycle

–

Center-aligned or left-aligned outputs

–

Programmable clock select logic with a wide range of frequencies

–

Fast emergency shutdown input

•

Serial interfaces

–

Two asynchronous Serial Communications Interfaces (SCI)

–

Synchronous Serial Peripheral Interface (SPI)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

S12SCIV2/D 데이터시트(PDF) 18 Page - Freescale Semiconductor, Inc

S12SCIV2/D 데이터시트(HTML) 18 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL